I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
FEASTA: A Flexible and Efficient Accelerator for Sparse Ten..:
, In:
Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3
,
Zhong, Kai
;
Zhu, Zhenhua
;
Dai, Guohao
... - p. 349-366 , 2024
Link:
https://dl.acm.org/doi/10.1145/3620666.3651336
RT T1
Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3
: T1
FEASTA: A Flexible and Efficient Accelerator for Sparse Tensor Algebra in Machine Learning
UL https://suche.suub.uni-bremen.de/peid=acm-3651336&Exemplar=1&LAN=DE A1 Zhong, Kai A1 Zhu, Zhenhua A1 Dai, Guohao A1 Wang, Hongyi A1 Yang, Xinhao A1 Zhang, Haoyu A1 Si, Jin A1 Mao, Qiuli A1 Zeng, Shulin A1 Hong, Ke A1 Zhang, Genghan A1 Yang, Huazhong A1 Wang, Yu PB ACM YR 2024 K1 sparse computation K1 tensor algebra K1 instruction set architecture K1 hardware accelerator K1 Hardware K1 Very large scale integration design K1 Application-specific VLSI designs K1 Application specific instruction set processors K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Hardware accelerators K1 Computer systems organization K1 Architectures K1 Other architectures K1 Special purpose systems SP 349 OP 366 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3620666.3651336 DO https://dl.acm.org/doi/10.1145/3620666.3651336 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)