I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Generalizable and Relation Sensitive Netlist Representation..:
, In:
Proceedings of the Great Lakes Symposium on VLSI 2024
,
Penmetsa, Surya
;
Amik, Fahad Rahman
;
Zhang, Zhanguang
... - p. 287-291 , 2024
Link:
https://dl.acm.org/doi/10.1145/3649476.3658793
RT T1
Proceedings of the Great Lakes Symposium on VLSI 2024
: T1
Generalizable and Relation Sensitive Netlist Representation for Analog Circuit Design
UL https://suche.suub.uni-bremen.de/peid=acm-3658793&Exemplar=1&LAN=DE A1 Penmetsa, Surya A1 Amik, Fahad Rahman A1 Zhang, Zhanguang A1 Fu, Yingying A1 Zhang, Yingxue A1 Liu, Wulong A1 Hao, Jianye PB ACM YR 2024 K1 GNN K1 Heterogeneous Graph K1 RL K1 Transistor Sizing K1 Mathematics of computing K1 Discrete mathematics K1 Graph theory K1 Graph algorithms K1 Computing methodologies K1 Machine learning K1 Learning paradigms K1 Reinforcement learning K1 Hardware K1 Very large scale integration design K1 Analog and mixed-signal circuits K1 Analog and mixed-signal circuit optimization SP 287 OP 291 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3649476.3658793 DO https://dl.acm.org/doi/10.1145/3649476.3658793 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)