I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Resource-Constraint Bayesian Optimization for Soft Processo..:
, In:
Proceedings of the 14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies
,
Guo, Ce
;
Wu, Haoran
;
Luk, Wayne
- p. 27-36 , 2024
Link:
https://dl.acm.org/doi/10.1145/3665283.3665291
RT T1
Proceedings of the 14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies
: T1
Resource-Constraint Bayesian Optimization for Soft Processors on FPGAs
UL https://suche.suub.uni-bremen.de/peid=acm-3665291&Exemplar=1&LAN=DE A1 Guo, Ce A1 Wu, Haoran A1 Luk, Wayne PB ACM YR 2024 K1 Bayesian optimization K1 FPGA K1 parameter tuning K1 parametric design K1 resource constraint K1 soft processor K1 Hardware K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Evolvable hardware K1 Electronic design automation K1 Methodologies for EDA K1 Software tools for EDA K1 Computer systems organization K1 Architectures K1 Other architectures K1 Reconfigurable computing K1 High-level language architectures K1 Serial architectures K1 Reduced instruction set computing K1 Self-organizing autonomic computing K1 Embedded and cyber-physical systems K1 Embedded systems K1 Embedded hardware SP 27 OP 36 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3665283.3665291 DO https://dl.acm.org/doi/10.1145/3665283.3665291 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)