I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
The Case for Co-Designing Model Architectures with Hardware:
, In:
Proceedings of the 53rd International Conference on Parallel Processing
,
Anthony, Quentin
;
Hatef, Jacob
;
Narayanan, Deepak
... - p. 84-96 , 2024
Link:
https://dl.acm.org/doi/10.1145/3673038.3673136
RT T1 <cTitle>Proceedings of the 53rd International Conference on Parallel Processing</cTitle>: T1 <Title>The Case for Co-Designing Model Architectures with Hardware</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3673136&Exemplar=1&LAN=DE A1 Anthony, Quentin A1 Hatef, Jacob A1 Narayanan, Deepak A1 Biderman, Stella A1 Bekman, Stas A1 Yin, Junqi A1 Shafi, Aamir A1 Subramoni, Hari A1 Panda, Dhabaleswar PB ACM YR 2024 K1 Computing methodologies K1 Machine learning K1 Computer systems organization K1 Architectures K1 Machine learning approaches K1 Other architectures K1 Hardware K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Neural networks K1 Heterogeneous (hybrid) systems K1 Hardware accelerators SP 84 OP 96 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3673038.3673136 DO https://dl.acm.org/doi/10.1145/3673038.3673136 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
