I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Recent Improvements on the Specification of Transient-Fault..:
, In:
Proceedings of the 13th symposium on Integrated circuits and systems design
,
Vargas, F.
;
Amory, A.
- p. 249 ff. , 2000
Link:
https://dl.acm.org/doi/10.5555/827245.827278
RT T1
Proceedings of the 13th symposium on Integrated circuits and systems design
: T1
Recent Improvements on the Specification of Transient-Fault Tolerant VHDL Descriptions : A Case-Study for Area Overhead Analysis
UL https://suche.suub.uni-bremen.de/peid=acm-827278&Exemplar=1&LAN=DE A1 Vargas, F. A1 Amory, A. PB IEEE Computer Society YR 2000 K1 CAD tool K1 FT-PRO tool K1 SEU K1 VHDL description specification K1 area overhead analysis K1 design methodology K1 digital integrated circuits K1 error correction K1 fault tolerant computing K1 fault-tolerant circuit K1 hardware description languages K1 harmful environments K1 high level synthesis K1 integrated circuit design K1 integrated circuit reliability K1 memory elements K1 microprocessor K1 redundancy K1 reliability level estimation K1 reliable complex circuit design K1 single event upsets K1 transient-fault tolerant VHDL descriptions K1 transients K1 Computer systems organization K1 Dependable and fault-tolerant systems and networks SP 249 ff. LK http://dx.doi.org/https://dl.acm.org/doi/10.5555/827245.827278 DO https://dl.acm.org/doi/10.5555/827245.827278 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)