I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Energy-Efficient Register Access:
, In:
Proceedings of the 13th symposium on Integrated circuits and systems design
,
Tseng, J. H.
;
Asanovic, K.
- p. 377 ff. , 2000
Link:
https://dl.acm.org/doi/10.5555/827245.827319
RT T1 <cTitle>Proceedings of the 13th symposium on Integrated circuits and systems design</cTitle>: T1 <Title>Energy-Efficient Register Access</Title> UL https://suche.suub.uni-bremen.de/peid=acm-827319&Exemplar=1&LAN=DE A1 Tseng, J. H. A1 Asanovic, K. PB IEEE Computer Society YR 2000 K1 0.25 micron K1 CMOS digital integrated circuits K1 CMOS three-port regfile K1 bypass RO K1 bypass circuitry K1 bypass skip K1 embedded systems K1 energy dissipation K1 energy savings K1 energy-efficient register access K1 latch clock gating K1 low-power electronics K1 microprocessor chips K1 modified storage cell K1 pipeline processing K1 pipelined RISC processor K1 precise read control K1 processor register file K1 read caching K1 reduced instruction set computing K1 regfile reads K1 split bitline K1 total area overhead K1 total delay overhead SP 377 ff. LK http://dx.doi.org/https://dl.acm.org/doi/10.5555/827245.827319 DO https://dl.acm.org/doi/10.5555/827245.827319 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
