I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Modeling of Short Circuit Power Consumption Using Timing-On..:
, In:
Proceedings of the 13th symposium on Integrated circuits and systems design
,
da Costa, E. A. C.
;
Cortes, F. P.
;
Cardoso, R.
.. - p. 222 ff. , 2000
Link:
https://dl.acm.org/doi/10.5555/827245.827320
RT T1
Proceedings of the 13th symposium on Integrated circuits and systems design
: T1
Modeling of Short Circuit Power Consumption Using Timing-Only Logic Cell Macromodels
UL https://suche.suub.uni-bremen.de/peid=acm-827320&Exemplar=1&LAN=DE A1 da Costa, E. A. C. A1 Cortes, F. P. A1 Cardoso, R. A1 Carro, L. A1 Bampi, S. PB IEEE Computer Society YR 2000 K1 CMOS gates K1 CMOS logic circuits K1 adders K1 analytical modeling K1 buffers K1 cell-oriented logic synthesis K1 delay estimation K1 delays K1 dynamic power estimation K1 input transition times K1 integrated circuit modelling K1 logic design K1 logic gates K1 output loading factor K1 power components K1 power supply voltage K1 short circuit power consumption K1 short circuit power dissipation K1 signal slopes K1 timing K1 timing analysis K1 timing parameters K1 timing-only logic cell macromodels K1 Hardware K1 Very large scale integration design K1 Hardware validation SP 222 ff. LK http://dx.doi.org/https://dl.acm.org/doi/10.5555/827245.827320 DO https://dl.acm.org/doi/10.5555/827245.827320 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)