I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Design and Calibration of Power-Efficient High-Speed SAR-Ba..:
Fan, Qingjun
Portions of this document appear in: Fan, Qingjun, and Jinghong Chen. "A 1-GS/s 8-Bit 12.01-fJ/conv.-step Two-Step SAR ADC in 28-nm FDSOI Technology." IEEE Solid-State Circuits Letters 2, no. 9 (2019): 99-102. And in: Fan, Qingjun, Runxi Zhang, Phaneendra Bikkina, Esko Mikkola, and Jinghong Chen. "A 500 MS/s 10-Bit Single-Channel SAR ADC with A Double-Rate Comparator." In ESSCIRC 2019-IEEE 45th European Solid State Circuits Conference (ESSCIRC), pp. 193-196. IEEE, 2019. And in: Fan, Qingjun, and Jinghong Chen. "A 2.4 GS/s 10-Bit Time-Interleaved SAR ADC with a Bypass Window and Opportunistic Offset Calibration." In ESSCIRC 2019-IEEE 45th European Solid State Circuits Conference (ESSCIRC), pp. 301-304. IEEE, 2019. And in: Fan, Qingjun, Yi Hong, and Jinghong Chen. "A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration." IEEE Journal of Solid-State Circuits (2020).. , 2020
Link:
https://hdl.handle.net/10657/6719
RT Journal T1
Design and Calibration of Power-Efficient High-Speed SAR-Based ADCs
UL https://suche.suub.uni-bremen.de/peid=base-ftunivhouston:oai:uh-ir.tdl.org:10657_6719&Exemplar=1&LAN=DE A1 Fan, Qingjun YR 2020 K1 Analog-to-digital converter (ADC) K1 successive-approximation-register (SAR) ADC K1 High speed K1 low power JF Portions of this document appear in: Fan, Qingjun, and Jinghong Chen. "A 1-GS/s 8-Bit 12.01-fJ/conv.-step Two-Step SAR ADC in 28-nm FDSOI Technology." IEEE Solid-State Circuits Letters 2, no. 9 (2019): 99-102. And in: Fan, Qingjun, Runxi Zhang, Phaneendra Bikkina, Esko Mikkola, and Jinghong Chen. "A 500 MS/s 10-Bit Single-Channel SAR ADC with A Double-Rate Comparator." In ESSCIRC 2019-IEEE 45th European Solid State Circuits Conference (ESSCIRC), pp. 193-196. IEEE, 2019. And in: Fan, Qingjun, and Jinghong Chen. "A 2.4 GS/s 10-Bit Time-Interleaved SAR ADC with a Bypass Window and Opportunistic Offset Calibration." In ESSCIRC 2019-IEEE 45th European Solid State Circuits Conference (ESSCIRC), pp. 301-304. IEEE, 2019. And in: Fan, Qingjun, Yi Hong, and Jinghong Chen. "A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration." IEEE Journal of Solid-State Circuits (2020). LK http://dx.doi.org/https://hdl.handle.net/10657/6719 DO https://hdl.handle.net/10657/6719 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)