I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Reusable Verification Environment for a RISC-V Vector Accel..:
Quiroga, Josue
;
Genovese, Roberto Ignacio
;
Díaz, Ivan
...
https://dvcon-proceedings.org/document/reusable-verification-environment-for-a-risc-v-vector-accelerator/. , 2023
Link:
http://hdl.handle.net/2117/386166
RT Journal T1 <Title>Reusable Verification Environment for a RISC-V Vector Accelerator</Title> UL https://suche.suub.uni-bremen.de/peid=base-ftupcatalunyair:oai:upcommons.upc.edu:2117_386166&Exemplar=1&LAN=DE A1 Quiroga, Josue A1 Genovese, Roberto Ignacio A1 Díaz, Ivan A1 Yano, Henrique A1 Ali, Asif A1 Sommez, Nehir A1 Palomar Pérez, Óscar A1 JImenez, Victor A1 Rodriguez, Mario A1 Dominguez, Marc PB Accellera Systems Initiative (Accellera) YR 2023 K1 Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors K1 Open source software K1 Verification K1 Risc-V K1 Vector Accelerator K1 UVM K1 Coverage K1 Random Binary Generation JF https://dvcon-proceedings.org/document/reusable-verification-environment-for-a-risc-v-vector-accelerator/ LK http://hdl.handle.net/2117/386166 DO http://hdl.handle.net/2117/386166 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
