I agree that this site is using cookies. You can find further informations here.
X
Merkliste 
 1 Ergebnisse 
 
1

Timing driven gate duplication:

Srivastava, A. ; Kastner, R. ; Chunhong Chen.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.  12 (2004)  1 - p. 42-51 , 2004
Link: https://doi.org/10.1109/tvlsi.2003.820527