Merkliste 
 1 Ergebnisse 
 
1

A Fast-Acquisition All-Digital Delay-Locked Loop Using a St..:

Ho, Yung-Hsiang ; Yao, Chia-Yu
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.  24 (2016)  2 - p. 759-763 , 2016