Merkliste 
 1 Ergebnisse 
 
1

A Low-Cost Reduced-Latency DRAM Architecture With Dynamic R..:

Bai, Fujun ; Wang, Song ; Jia, Xuerong...
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.  31 (2023)  1 - p. 128-141 , 2023