I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Request, Coalesce, Serve, and Forget: Miss-Optimized Memory..:
Asiatici, Mikhail
;
Ienne, Paolo
ACM Transactions on Reconfigurable Technology and Systems. 15 (2021) 2 - p. 1-33 , 2021
Link:
https://doi.org/10.1145/3466823
RT Journal T1 <Title>Request, Coalesce, Serve, and Forget: Miss-Optimized Memory Systems for Bandwidth-Bound Cache-Unfriendly Applications on FPGAs</Title> UL https://suche.suub.uni-bremen.de/peid=cr-10.1145_3466823&Exemplar=1&LAN=DE A1 Asiatici, Mikhail A1 Ienne, Paolo PB Association for Computing Machinery (ACM) YR 2021 SN 1936-7406 SN 1936-7414 JF ACM Transactions on Reconfigurable Technology and Systems VO 15 IS 2 SP 1 OP 33 LK http://dx.doi.org/https://doi.org/10.1145/3466823 DO https://doi.org/10.1145/3466823 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
