I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
An Energy-Efficient Multi-bit Current-based Analog Compute-..:
, In:
2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID)
,
Kushwaha, Dinesh
;
Joshi, Ashish
;
Gupta, Neha
... - p. 359-364 , 2023
Link:
https://doi.org/10.1109/VLSID57277.2023.00078
RT T1 <cTitle>2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID)</cTitle>: T1 <Title>An Energy-Efficient Multi-bit Current-based Analog Compute-In-Memory Architecture and design Methodology</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10089945&Exemplar=1&LAN=DE A1 Kushwaha, Dinesh A1 Joshi, Ashish A1 Gupta, Neha A1 Sharma, Aditya A1 Miryala, Sandeep A1 Joshi, Rajiv V. A1 Dasgupta, S. A1 Bulusu, Anand YR 2023 SN 2380-6923 K1 Semiconductor device modeling K1 Computational modeling K1 Design methodology K1 Computer architecture K1 Voltage K1 Predictive models K1 SPICE K1 Accuracy K1 compute in-memory (CIM) K1 multiplication and accumulation (MAC) K1 signal-to-noise ratio (SNR) K1 static random-access memory (SRAM) SP 359 OP 364 LK http://dx.doi.org/https://doi.org/10.1109/VLSID57277.2023.00078 DO https://doi.org/10.1109/VLSID57277.2023.00078 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
