I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
FPGA Implementation of Division Algorithm for SVPWM:
, In:
2022 International Conference on Mechanical and Electronics Engineering (ICMEE)
,
Zhang, Gaosheng
;
Han, Chongwei
;
Li, Changhong
... - p. 25-29 , 2022
Link:
https://doi.org/10.1109/ICMEE56406.2022.10093276
RT T1 <cTitle>2022 International Conference on Mechanical and Electronics Engineering (ICMEE)</cTitle>: T1 <Title>FPGA Implementation of Division Algorithm for SVPWM</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10093276&Exemplar=1&LAN=DE A1 Zhang, Gaosheng A1 Han, Chongwei A1 Li, Changhong A1 Liu, Yanfeng A1 Ma, Jie A1 Lei, Yani YR 2022 K1 Space vector pulse width modulation K1 Design methodology K1 Logic gates K1 Parallel processing K1 Synchronous motors K1 Permanent magnet motors K1 Reliability K1 permanent-magnet synchronous motor (PMSM) K1 space vector pulse width modulation (SVPWM) K1 field programmable gate array (FPGA) K1 division algorithm realization SP 25 OP 29 LK http://dx.doi.org/https://doi.org/10.1109/ICMEE56406.2022.10093276 DO https://doi.org/10.1109/ICMEE56406.2022.10093276 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
