I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Customised Design of 16-Bit DSP Processor for Signal Proces..:
, In:
2023 International Conference on Innovative Data Communication Technologies and Application (ICIDCA)
,
Bharathi, M.
;
Mahaboob Basha, SK
;
Kumar, E Gowtham
... - p. 930-935 , 2023
Link:
https://doi.org/10.1109/ICIDCA56705.2023.10100153
RT T1 <cTitle>2023 International Conference on Innovative Data Communication Technologies and Application (ICIDCA)</cTitle>: T1 <Title>Customised Design of 16-Bit DSP Processor for Signal Processing Applications</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10100153&Exemplar=1&LAN=DE A1 Bharathi, M. A1 Mahaboob Basha, SK A1 Kumar, E Gowtham A1 Nehal, G Sonu A1 Lapakshi, Asad Hussain A1 Chintalapalli, Ankitha YR 2023 K1 Program processors K1 Power demand K1 Image processing K1 Digital signal processors K1 Digital signal processing K1 Delays K1 Data communication K1 Harvard Architecture K1 BRAM K1 Digital Signal Processor (DSP) K1 Kintex Ultrascale K1 Timing Delay K1 Critical Delay Path K1 Digital Image Processing and Xilinx Vivado 2022.2 SP 930 OP 935 LK http://dx.doi.org/https://doi.org/10.1109/ICIDCA56705.2023.10100153 DO https://doi.org/10.1109/ICIDCA56705.2023.10100153 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
