I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Modification of Dynamic Logic Circuit Design Technique for ..:
, In:
2022 4th International Conference on Sustainable Technologies for Industry 4.0 (STI)
,
Erfan Ahmed Himu, Sheik
;
Sultana, Sanjida
;
Soaibul Haque Chowdhury, Mohammed
... - p. 1-5 , 2022
Link:
https://doi.org/10.1109/STI56238.2022.10103242
RT T1
2022 4th International Conference on Sustainable Technologies for Industry 4.0 (STI)
: T1
Modification of Dynamic Logic Circuit Design Technique for Minimizing Leakage Current and Propagation Delay
UL https://suche.suub.uni-bremen.de/peid=ieee-10103242&Exemplar=1&LAN=DE A1 Erfan Ahmed Himu, Sheik A1 Sultana, Sanjida A1 Soaibul Haque Chowdhury, Mohammed A1 Ibne Ikram, Arafat A1 Rahman Saium, Hasan A1 Minhaj Hossain, Md. YR 2022 K1 Semiconductor device modeling K1 Logic circuits K1 Stacking K1 Predictive models K1 Delays K1 Leakage currents K1 Transistors K1 leakage current K1 propagation delay K1 evaluation period K1 domino logic K1 PDN K1 delay circuit K1 Stacking effect K1 keeper circuit K1 mirror circuit SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/STI56238.2022.10103242 DO https://doi.org/10.1109/STI56238.2022.10103242 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)