I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
CIFER: A 12nm, 16mm2, 22-Core SoC with a 1541 LUT6/mm2 1.92..:
, In:
2023 IEEE Custom Integrated Circuits Conference (CICC)
,
Chang, Ting-Jung
;
Li, Ang
;
Gao, Fei
... - p. 1-2 , 2023
Link:
https://doi.org/10.1109/CICC57935.2023.10121294
RT T1
2023 IEEE Custom Integrated Circuits Conference (CICC)
: T1
CIFER: A 12nm, 16mm2, 22-Core SoC with a 1541 LUT6/mm2 1.92 MOPS/LUT, Fully Synthesizable, CacheCoherent, Embedded FPGA
UL https://suche.suub.uni-bremen.de/peid=ieee-10121294&Exemplar=1&LAN=DE A1 Chang, Ting-Jung A1 Li, Ang A1 Gao, Fei A1 Ta, Tuan A1 Tziantzioulis, Georgios A1 Ou, Yanghui A1 Wang, Moyang A1 Tu, Jinzheng A1 Xu, Kaifeng A1 Jackson, Paul J. A1 Ning, August A1 Chirkov, Grigory A1 Orenes-Vera, Marcelo A1 Agwa, Shady A1 Yan, Xiaoyu A1 Tang, Eric A1 Balkind, Jonathan A1 Batten, Christopher A1 Wentzlaff, David YR 2023 SN 2152-3630 K1 Application specific integrated circuits K1 Instruction sets K1 Layout K1 Hardware K1 Field programmable gate arrays SP 1 OP 2 LK http://dx.doi.org/https://doi.org/10.1109/CICC57935.2023.10121294 DO https://doi.org/10.1109/CICC57935.2023.10121294 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)