I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Digital-Assisted Analog In-Memory Computing with RRAM Devic..:
, In:
2023 International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA/VLSI-DAT)
,
Wang, Zhenyu
;
Nalla, Pragnya Sudershan
;
Krishnan, Gokul
... - p. 1-4 , 2023
Link:
https://doi.org/10.1109/VLSI-TSA/VLSI-DAT57221.2023.10..
RT T1 <cTitle>2023 International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA/VLSI-DAT)</cTitle>: T1 <Title>Digital-Assisted Analog In-Memory Computing with RRAM Devices</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10134272&Exemplar=1&LAN=DE A1 Wang, Zhenyu A1 Nalla, Pragnya Sudershan A1 Krishnan, Gokul A1 Joshi, Rajiv V. A1 Cady, Nathaniel C. A1 Fan, Deliang A1 Seo, Jae-sun A1 Cao, Yu YR 2023 K1 Semiconductor device modeling K1 Neural networks K1 Random access memory K1 Prototypes K1 Computer architecture K1 Very large scale integration K1 In-memory computing K1 ADC K1 RRAM K1 SRAM K1 Deep neural networks (DNNs) acceleration SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/VLSI-TSA/VLSI-DAT57221.2023.10134272 DO https://doi.org/10.1109/VLSI-TSA/VLSI-DAT57221.2023.10134272 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
