I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Machine Learning based Routing Guide Generation and its App..:
, In:
2023 International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA/VLSI-DAT)
,
Lu, Chen-Han
;
Pan, Hsin-Hung
;
Wang, Ting-Chi
.. - p. 1-4 , 2023
Link:
https://doi.org/10.1109/VLSI-TSA/VLSI-DAT57221.2023.10..
RT T1 <cTitle>2023 International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA/VLSI-DAT)</cTitle>: T1 <Title>Machine Learning based Routing Guide Generation and its Application to Design Rule Violation Reduction</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10134516&Exemplar=1&LAN=DE A1 Lu, Chen-Han A1 Pan, Hsin-Hung A1 Wang, Ting-Chi A1 Chen, Po-Yuan A1 Shen, Chin-Fang Cindy YR 2023 K1 Machine learning K1 Object detection K1 Very large scale integration K1 Predictive models K1 Routing K1 Physical design K1 machine learning K1 design rule violation prediction K1 global routing guide SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/VLSI-TSA/VLSI-DAT57221.2023.10134516 DO https://doi.org/10.1109/VLSI-TSA/VLSI-DAT57221.2023.10134516 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
