I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A Review on Implementation of AES Algorithm Using Paralleli..:
, In:
2023 IEEE International Conference on Advanced Systems and Emergent Technologies (IC_ASET)
,
Mohammed, Nada Qasim
;
Amir, Amiza
;
Ahmad, Badlishah
... - p. 1-6 , 2023
Link:
https://doi.org/10.1109/IC_ASET58101.2023.10150938
RT T1
2023 IEEE International Conference on Advanced Systems and Emergent Technologies (IC_ASET)
: T1
A Review on Implementation of AES Algorithm Using Parallelized Architecture on FPGA Platform
UL https://suche.suub.uni-bremen.de/peid=ieee-10150938&Exemplar=1&LAN=DE A1 Mohammed, Nada Qasim A1 Amir, Amiza A1 Ahmad, Badlishah A1 Salih, Muataz Hammed A1 Arrfou, Hana A1 Thalji, Nisrean A1 Matem, Rema A1 Abbas, Jamal Kamil K. A1 Hussien, Qasim Mohammed A1 Abdulhassan, Maki Mahdi YR 2023 K1 Performance evaluation K1 Power demand K1 Architecture K1 Receivers K1 Parallel processing K1 Throughput K1 Parallel architectures K1 AES K1 Encryption K1 Decryption K1 Spatial Parallelism K1 FPGA K1 pipelined K1 Security SP 1 OP 6 LK http://dx.doi.org/https://doi.org/10.1109/IC_ASET58101.2023.10150938 DO https://doi.org/10.1109/IC_ASET58101.2023.10150938 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)