I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Performance Analysis of FPGA Implementation of 4 x 4 Vedic ..:
, In:
2023 Second International Conference on Electrical, Electronics, Information and Communication Technologies (ICEEICT)
,
M, Deepa
;
B, Varssha
;
T, Srivarsa
. - p. 01-05 , 2023
Link:
https://doi.org/10.1109/ICEEICT56924.2023.10157478
RT T1
2023 Second International Conference on Electrical, Electronics, Information and Communication Technologies (ICEEICT)
: T1
Performance Analysis of FPGA Implementation of 4 x 4 Vedic Multiplier using different adder architectures
UL https://suche.suub.uni-bremen.de/peid=ieee-10157478&Exemplar=1&LAN=DE A1 M, Deepa A1 B, Varssha A1 T, Srivarsa A1 K, Hariprasath YR 2023 K1 Visualization K1 Computer architecture K1 Hardware K1 Table lookup K1 Power dissipation K1 Performance analysis K1 System-on-chip K1 Vedic Mathematics K1 Ripple Carry Adder K1 Carry look ahead adder K1 Carry save adder K1 Array Multiplier SP 01 OP 05 LK http://dx.doi.org/https://doi.org/10.1109/ICEEICT56924.2023.10157478 DO https://doi.org/10.1109/ICEEICT56924.2023.10157478 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)