I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Design and FPGA implementation of a high-speed transposed F..:
, In:
2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)
,
Pagani, Emanuele
;
Corsinovi, Nico
;
Bertolucci, Matteo
. - p. 373-376 , 2023
Link:
https://doi.org/10.1109/PRIME58259.2023.10161882
RT T1
2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)
: T1
Design and FPGA implementation of a high-speed transposed Farrow structure for arbitrary resampling in digital receivers
UL https://suche.suub.uni-bremen.de/peid=ieee-10161882&Exemplar=1&LAN=DE A1 Pagani, Emanuele A1 Corsinovi, Nico A1 Bertolucci, Matteo A1 Fanucci, Luca YR 2023 K1 Design methodology K1 Measurement uncertainty K1 Receivers K1 Throughput K1 Parallel architectures K1 Complexity theory K1 Microelectronics K1 Sample rate conversion K1 software-defined radio K1 digital receiver K1 transposed Farrow structure K1 FPGA SP 373 OP 376 LK http://dx.doi.org/https://doi.org/10.1109/PRIME58259.2023.10161882 DO https://doi.org/10.1109/PRIME58259.2023.10161882 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)