I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A temperature and process compensation circuit for resistiv..:
, In:
2023 IEEE International Symposium on Circuits and Systems (ISCAS)
,
Monga, Dipesh C.
;
Numan, Omar
;
Andraud, Martin
. - p. 1-5 , 2023
Link:
https://doi.org/10.1109/ISCAS46773.2023.10181619
RT T1 <cTitle>2023 IEEE International Symposium on Circuits and Systems (ISCAS)</cTitle>: T1 <Title>A temperature and process compensation circuit for resistive-based in-memory computing arrays</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10181619&Exemplar=1&LAN=DE A1 Monga, Dipesh C. A1 Numan, Omar A1 Andraud, Martin A1 Halonen, Kari YR 2023 SN 2158-1525 K1 Temperature sensors K1 Resistors K1 Temperature distribution K1 Random access memory K1 Focusing K1 Computer architecture K1 Voltage K1 Thermal compensation K1 process compensation K1 ultra-low power K1 variable temperature coefficient K1 In-memory computing K1 Resistive random access memory SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/ISCAS46773.2023.10181619 DO https://doi.org/10.1109/ISCAS46773.2023.10181619 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
