I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Quantum Dots Array on Ultra-Thin SOI Nanowires with Ferroma..:
, In:
2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
,
Bersano, Fabio
;
Aldeghi, Michele
;
Collette, Eloi
... - p. 1-2 , 2023
Link:
https://doi.org/10.23919/VLSITechnologyandCir57934.202..
RT T1
2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
: T1
Quantum Dots Array on Ultra-Thin SOI Nanowires with Ferromagnetic Cobalt Barrier Gates for Enhanced Spin Qubit Control
UL https://suche.suub.uni-bremen.de/peid=ieee-10185278&Exemplar=1&LAN=DE A1 Bersano, Fabio A1 Aldeghi, Michele A1 Collette, Eloi A1 Ghini, Michele A1 Palma, Franco De A1 Oppliger, Fabian A1 Scarlino, Pasquale A1 Braakman, Floris A1 Poggio, Martino A1 Riel, Heike A1 Salis, Gian A1 Allenspach, Rolf A1 Ionescu, Adrian M. YR 2023 SN 2158-9682 K1 Magnetic confinement K1 Qubit K1 Quantum dots K1 Silicon-on-insulator K1 Potential well K1 Logic gates K1 Very large scale integration SP 1 OP 2 LK http://dx.doi.org/https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185278 DO https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185278 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)