I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A novel hardware-efficient ergodic sequential logic spiking..:
, In:
2023 International Joint Conference on Neural Networks (IJCNN)
,
Shiomi, Yuta
;
Torikai, Hiroyuki
- p. 1-8 , 2023
Link:
https://doi.org/10.1109/IJCNN54540.2023.10191905
RT T1 <cTitle>2023 International Joint Conference on Neural Networks (IJCNN)</cTitle>: T1 <Title>A novel hardware-efficient ergodic sequential logic spiking neural network and reproductions of biologically plausible spatio-temporal phenomena towards development of neural prosthetic device</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10191905&Exemplar=1&LAN=DE A1 Shiomi, Yuta A1 Torikai, Hiroyuki YR 2023 SN 2161-4407 K1 Systematics K1 Biological system modeling K1 Neurons K1 Programmable logic arrays K1 Logic gates K1 Brain modeling K1 Spatiotemporal phenomena K1 Neural prosthesis K1 spiking neural network K1 non-linear dynamics K1 chimera state K1 ergodic sequential logic K1 field programmable gate array (FPGA) SP 1 OP 8 LK http://dx.doi.org/https://doi.org/10.1109/IJCNN54540.2023.10191905 DO https://doi.org/10.1109/IJCNN54540.2023.10191905 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
