I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Under Cover: On-FPGA Coverage Monitoring by Netlist Instrum..:
, In:
2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)
,
Jirsak, Manuel
;
Siemen, Henning
;
Lienke, Jonas
... - p. 1-4 , 2023
Link:
https://doi.org/10.1109/SMACD58065.2023.10192205
RT T1 <cTitle>2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)</cTitle>: T1 <Title>Under Cover: On-FPGA Coverage Monitoring by Netlist Instrumentation</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10192205&Exemplar=1&LAN=DE A1 Jirsak, Manuel A1 Siemen, Henning A1 Lienke, Jonas A1 Grabmann, Martin A1 Schafer, Eric A1 Glaser, Georg YR 2023 SN 2575-4890 K1 Measurement K1 Instruments K1 Emulation K1 Prototypes K1 Field programmable gate arrays K1 Monitoring K1 Standards K1 coverage K1 FPGA prototype K1 verification SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/SMACD58065.2023.10192205 DO https://doi.org/10.1109/SMACD58065.2023.10192205 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
