I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
XANDAR: Verification & Validation Approach for Safety-criti..:
, In:
2023 IEEE 36th International System-on-Chip Conference (SOCC)
,
Sonigara, Balmukund
;
Sezer, Sakir
;
Siddiqui, Fahad
... - p. 1-6 , 2023
Link:
https://doi.org/10.1109/SOCC58585.2023.10257177
RT T1
2023 IEEE 36th International System-on-Chip Conference (SOCC)
: T1
XANDAR: Verification & Validation Approach for Safety-critical Systems
UL https://suche.suub.uni-bremen.de/peid=ieee-10257177&Exemplar=1&LAN=DE A1 Sonigara, Balmukund A1 Sezer, Sakir A1 Siddiqui, Fahad A1 Weber, Raphael A1 Antonopoulos, Konstantinos A1 Panagiotou, Christos A1 Antonopoulos, Christos P. A1 Keramidas, Georgios A1 Voros, Nikolaos A1 Yengec-Tasdemir, Sena Busra A1 Hui, Henry A1 McLaughlin, Kieran YR 2023 SN 2164-1706 K1 Computer bugs K1 Static analysis K1 Network architecture K1 Timing K1 Safety K1 System-on-chip K1 Security K1 Verification K1 Validation K1 Static Analysis K1 Model-in-Loop Simulation K1 Timing Analysis and Network Simulation SP 1 OP 6 LK http://dx.doi.org/https://doi.org/10.1109/SOCC58585.2023.10257177 DO https://doi.org/10.1109/SOCC58585.2023.10257177 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)