I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Validating an Automated Asynchronous Synthesis Environment ..:
, In:
2023 36th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)
,
Nunes, Willian Analdo
;
Sartori, Marcos Luiggi Lemos
;
Moreira, Matheus Trevisan
.. - p. 1-6 , 2023
Link:
https://doi.org/10.1109/SBCCI60457.2023.10261656
RT T1 <cTitle>2023 36th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)</cTitle>: T1 <Title>Validating an Automated Asynchronous Synthesis Environment with a Challenging Design: RISC-V</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10261656&Exemplar=1&LAN=DE A1 Nunes, Willian Analdo A1 Sartori, Marcos Luiggi Lemos A1 Moreira, Matheus Trevisan A1 Moraes, Fernando Gehm A1 Calazans, Ney Laert Vilar YR 2023 K1 Couplings K1 Program processors K1 Design automation K1 Semiconductor devices K1 Software K1 Integrated circuit modeling K1 System analysis and design K1 Asynchronous design K1 Electronic design automation K1 RISC-V K1 Digital circuits K1 Automated synthesis SP 1 OP 6 LK http://dx.doi.org/https://doi.org/10.1109/SBCCI60457.2023.10261656 DO https://doi.org/10.1109/SBCCI60457.2023.10261656 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
