I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Materials to System Co-optimization (MSCO™) for SRAM and it..:
, In:
2023 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)
,
Vyas, Pratik B.
;
Pal, Ashish
;
Costrini, Gregory
... - p. 53-56 , 2023
Link:
https://doi.org/10.23919/SISPAD57422.2023.10319497
RT T1 <cTitle>2023 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)</cTitle>: T1 <Title>Materials to System Co-optimization (MSCO™) for SRAM and its application towards Gate-All-Around Technology</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10319497&Exemplar=1&LAN=DE A1 Vyas, Pratik B. A1 Pal, Ashish A1 Costrini, Gregory A1 Asenov, Plamen A1 Mhedhbi, Sarra A1 Zhao, Charisse A1 Moroz, Victor A1 Colombeau, Benjamin A1 Haran, Bala A1 Bazizi, El Mehdi A1 Ayyagari-Sangamalli, Buvna YR 2023 K1 Performance evaluation K1 Gallium arsenide K1 Random access memory K1 Logic gates K1 FinFETs K1 Stability analysis K1 Semiconductor process modeling K1 SRAM K1 GAA K1 FinFET K1 DTCO K1 SNM K1 Write Margin K1 circuit design K1 device modeling SP 53 OP 56 LK http://dx.doi.org/https://doi.org/10.23919/SISPAD57422.2023.10319497 DO https://doi.org/10.23919/SISPAD57422.2023.10319497 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
