I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Compact DSP-based Time-to-Digital Converter IP-Core for Xil..:
, In:
2022 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC)
,
Lusardi, N.
;
Garzetti, F.
;
Costa, A.
... - p. 1-5 , 2022
Link:
https://doi.org/10.1109/NSS/MIC44845.2022.10399076
RT T1
2022 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC)
: T1
Compact DSP-based Time-to-Digital Converter IP-Core for Xilinx 7-Series
UL https://suche.suub.uni-bremen.de/peid=ieee-10399076&Exemplar=1&LAN=DE A1 Lusardi, N. A1 Garzetti, F. A1 Costa, A. A1 Ronconi, E. A1 Corna, N. A1 Consonni, M. A1 Geraci, A. YR 2022 SN 2577-0829 K1 Array signal processing K1 Digital signal processors K1 Signal processing algorithms K1 Logic gates K1 Hardware K1 Field programmable gate arrays K1 Graphical user interfaces K1 Time-to-Digital Converter (TDC) K1 Intellectual Property Core (IP-Core) K1 Digital Signal Processor (DSP) K1 Field Programmable Gate Array (FPGA) K1 ultra-wide bins (UWBs) SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/NSS/MIC44845.2022.10399076 DO https://doi.org/10.1109/NSS/MIC44845.2022.10399076 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)