I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Fault Propagation in Microprocessors with Configurable Cach..:
, In:
2022 22nd European Conference on Radiation and Its Effects on Components and Systems (RADECS)
,
Esquer, S.
;
Shani, B.
;
Witulski, A. F.
... - p. 1-8 , 2022
Link:
https://doi.org/10.1109/RADECS55911.2022.10412487
RT T1
2022 22nd European Conference on Radiation and Its Effects on Components and Systems (RADECS)
: T1
Fault Propagation in Microprocessors with Configurable Cache Memory
UL https://suche.suub.uni-bremen.de/peid=ieee-10412487&Exemplar=1&LAN=DE A1 Esquer, S. A1 Shani, B. A1 Witulski, A. F. A1 Sierawski, B. D. A1 Bhuva, B. L. A1 Reed, R. A. A1 Schrimpf, R. D. A1 Karsai, G. A1 Turowski, M. YR 2022 SN 1609-0438 K1 Radiation hardening (electronics) K1 Microprocessors K1 Software algorithms K1 Cache memory K1 Performance gain K1 Software K1 Classification algorithms K1 Software algorithm performance K1 cache performance K1 configurable single core microprocessor K1 exception handler routines K1 high performance computing (HPC) K1 mean work to SEFI (MWTS) K1 single event functional interrupt (SEFI) SP 1 OP 8 LK http://dx.doi.org/https://doi.org/10.1109/RADECS55911.2022.10412487 DO https://doi.org/10.1109/RADECS55911.2022.10412487 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)