I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Design and Optimization of Low-Power VLSI Circuits for IoT ..:
, In:
2023 10th IEEE Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON)
,
Saxena, Aditi
;
Haripriya, D.
;
Madan, Parul
... - p. 1267-1273 , 2023
Link:
https://doi.org/10.1109/UPCON59197.2023.10434775
RT T1 <cTitle>2023 10th IEEE Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON)</cTitle>: T1 <Title>Design and Optimization of Low-Power VLSI Circuits for IoT Devices</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10434775&Exemplar=1&LAN=DE A1 Saxena, Aditi A1 Haripriya, D. A1 Madan, Parul A1 Srivastava, Arun Pratap A1 Shalini, N A1 Kumar, Anil YR 2023 SN 2687-7767 K1 Performance evaluation K1 Voltage K1 Very large scale integration K1 Internet of Things K1 Transistors K1 Optimization K1 Stress K1 Low-power design K1 Voltage scaling K1 Energy efficiency K1 Heterogeneous multi-core K1 VLSI circuits K1 Frequency scaling K1 Genetic algorithms K1 Battery modelling K1 Transistor-level optimization K1 Power modelling K1 Adaptive circuits SP 1267 OP 1273 LK http://dx.doi.org/https://doi.org/10.1109/UPCON59197.2023.10434775 DO https://doi.org/10.1109/UPCON59197.2023.10434775 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
