I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Comparative Analysis of a Proposed Low-Power Adiabatic NOR ..:
, In:
2023 26th International Conference on Computer and Information Technology (ICCIT)
,
Ganguly, Chamak
;
Meem, Mazeda Zafor
;
Abdullah Faruque, Mohammed
... - p. 1-6 , 2023
Link:
https://doi.org/10.1109/ICCIT60459.2023.10441109
RT T1
2023 26th International Conference on Computer and Information Technology (ICCIT)
: T1
Comparative Analysis of a Proposed Low-Power Adiabatic NOR Gate
UL https://suche.suub.uni-bremen.de/peid=ieee-10441109&Exemplar=1&LAN=DE A1 Ganguly, Chamak A1 Meem, Mazeda Zafor A1 Abdullah Faruque, Mohammed A1 Kifayat Kabir, S. M A1 Hossen Rakib, Saeed A1 Arefin, Khandaker Shams YR 2023 K1 Layout K1 Logic gates K1 Inverters K1 Threshold voltage K1 Power dissipation K1 Integrated circuit modeling K1 Propagation delay K1 Adiabatic K1 PFAL (Positive Feedback Adiabatic Logic) K1 IPFAL (Improved Positive Feedback Adiabatic Logic) ECRL (Efficient energy recovery logic) K1 NOR gate K1 VLSI K1 Low-power SP 1 OP 6 LK http://dx.doi.org/https://doi.org/10.1109/ICCIT60459.2023.10441109 DO https://doi.org/10.1109/ICCIT60459.2023.10441109 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)