I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
15.2 A 2048x60m4 SRAM Design in Intel 4 with an Around-the-..:
, In:
2024 IEEE International Solid-State Circuits Conference (ISSCC)
,
Kim, Daeyeon
;
Kim, Yusung
;
Shrivastava, Ayush
... - p. 278-280 , 2024
Link:
https://doi.org/10.1109/ISSCC49657.2024.10454501
RT T1
2024 IEEE International Solid-State Circuits Conference (ISSCC)
: T1
15.2 A 2048x60m4 SRAM Design in Intel 4 with an Around-the-Array Power-Delivery Scheme Using PowerVia
UL https://suche.suub.uni-bremen.de/peid=ieee-10454501&Exemplar=1&LAN=DE A1 Kim, Daeyeon A1 Kim, Yusung A1 Shrivastava, Ayush A1 Park, Gyusung A1 Pillai, Anandkumar Mahadevan A1 Bannore, Kunal A1 Doan, Tri A1 Rahman, Muktadir A1 Baek, Gwanghyeon A1 Ong, Clifford A1 Wang, Xiaofei A1 Guo, Zheng A1 Karl, Eric YR 2024 SN 2376-8606 K1 Technological innovation K1 Memory management K1 Random access memory K1 Integrated circuit interconnections K1 Silicon K1 Logic design K1 Solid state circuits SP 278 OP 280 LK http://dx.doi.org/https://doi.org/10.1109/ISSCC49657.2024.10454501 DO https://doi.org/10.1109/ISSCC49657.2024.10454501 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)