I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Design and optimization of power management circuits for lo..:
, In:
2023 International Conference on Innovative Computing, Intelligent Communication and Smart Electrical Systems (ICSES)
,
Ramashri, T.
;
Christy, A. Ananthi
;
Abdul Munaf, K
... - p. 1-5 , 2023
Link:
https://doi.org/10.1109/ICSES60034.2023.10465447
RT T1
2023 International Conference on Innovative Computing, Intelligent Communication and Smart Electrical Systems (ICSES)
: T1
Design and optimization of power management circuits for low-power VLSI systems
UL https://suche.suub.uni-bremen.de/peid=ieee-10465447&Exemplar=1&LAN=DE A1 Ramashri, T. A1 Christy, A. Ananthi A1 Abdul Munaf, K A1 Gowri, V. A1 Ramesh, D. Raja A1 Deivakani, M. YR 2023 K1 Power demand K1 Embedded systems K1 Power system management K1 Linear regression K1 Voltage K1 Very large scale integration K1 Mobile handsets K1 Design K1 power management K1 optimization K1 circuits K1 VLSI systems K1 low-power K1 multiple linear regression K1 voltage K1 dynamic voltage and frequency scaling K1 predictors K1 frequency K1 capacitance K1 temperature K1 body-biasing K1 adaptive clock gating SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/ICSES60034.2023.10465447 DO https://doi.org/10.1109/ICSES60034.2023.10465447 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)