I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Efficiency Evaluation of Scalable Multiply and Accumulate A..:
, In:
2024 International Conference on Intelligent and Innovative Technologies in Computing, Electrical and Electronics (IITCEE)
,
Bharathi, M.
;
Shirur, Yasha Jyothi M
- p. 1-5 , 2024
Link:
https://doi.org/10.1109/IITCEE59897.2024.10467265
RT T1
2024 International Conference on Intelligent and Innovative Technologies in Computing, Electrical and Electronics (IITCEE)
: T1
Efficiency Evaluation of Scalable Multiply and Accumulate Architectures in DSP: A Comparative Study of LUT Based and LUT-Less Based Approaches
UL https://suche.suub.uni-bremen.de/peid=ieee-10467265&Exemplar=1&LAN=DE A1 Bharathi, M. A1 Shirur, Yasha Jyothi M YR 2024 K1 Power demand K1 Correlation K1 Filtering K1 Signal processing algorithms K1 Digital signal processing K1 Computer architecture K1 Parallel processing K1 Multiply and Accumulate (MAC) K1 Distributed Arithmetic (DA) K1 LUT K1 LUT-Less K1 Xilinx Vivado 2022.2 SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/IITCEE59897.2024.10467265 DO https://doi.org/10.1109/IITCEE59897.2024.10467265 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)