I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Network on Chip(NoC) Mesh Topology FPGA Verification: Real ..:
, In:
2024 Fourth International Conference on Advances in Electrical, Computing, Communication and Sustainable Technologies (ICAECT)
,
Rane, Udaysing V.
;
Panem, Charanarur
;
Abhyankar, Girish
. - p. 1-5 , 2024
Link:
https://doi.org/10.1109/ICAECT60202.2024.10468944
RT T1 <cTitle>2024 Fourth International Conference on Advances in Electrical, Computing, Communication and Sustainable Technologies (ICAECT)</cTitle>: T1 <Title>Network on Chip(NoC) Mesh Topology FPGA Verification: Real Time Operating System Emulation Framework</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10468944&Exemplar=1&LAN=DE A1 Rane, Udaysing V. A1 Panem, Charanarur A1 Abhyankar, Girish A1 Gad, R. S. YR 2024 K1 Operating systems K1 Very large scale integration K1 Logic gates K1 Real-time systems K1 Topology K1 System-on-chip K1 Synchronization K1 Verification K1 Validation K1 Network on Chip K1 System on Chip K1 Mesh Topology K1 Real Time Operating System SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/ICAECT60202.2024.10468944 DO https://doi.org/10.1109/ICAECT60202.2024.10468944 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
