I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Electrostatic Performance Enhanced in a Graded Doped Juncti..:
, In:
2024 IEEE International Students' Conference on Electrical, Electronics and Computer Science (SCEECS)
,
Kumar, Alok
;
Shrivastava, Bhavana P.
;
Kumar Gupta, Tarun
.. - p. 1-4 , 2024
Link:
https://doi.org/10.1109/SCEECS61402.2024.10482181
RT T1
2024 IEEE International Students' Conference on Electrical, Electronics and Computer Science (SCEECS)
: T1
Electrostatic Performance Enhanced in a Graded Doped Junctionless Gate All Around MOSFET
UL https://suche.suub.uni-bremen.de/peid=ieee-10482181&Exemplar=1&LAN=DE A1 Kumar, Alok A1 Shrivastava, Bhavana P. A1 Kumar Gupta, Tarun A1 Patel, Vivek A1 Gupta, Vidyadhar YR 2024 SN 2688-0288 K1 Performance evaluation K1 Computer science K1 MOSFET K1 Logic gates K1 Ions K1 Delays K1 Electrostatics K1 Graded Doped (GD) K1 Junctionless Gate All Around (JGAA) K1 Short Channel Effects (SCEs) K1 Dual Gate (DG) K1 Field Effect Transistor (FET) SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/SCEECS61402.2024.10482181 DO https://doi.org/10.1109/SCEECS61402.2024.10482181 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)