I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Evolvable Hardware for Fault Mitigation in Control Circuits:
, In:
2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)
,
Deepanjali, S
;
Shaik, Ayesha
;
Noor Mahammad, Sk
. - p. 672-677 , 2024
Link:
https://doi.org/10.1109/VLSID60093.2024.00119
RT T1 <cTitle>2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)</cTitle>: T1 <Title>Evolvable Hardware for Fault Mitigation in Control Circuits</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10483358&Exemplar=1&LAN=DE A1 Deepanjali, S A1 Shaik, Ayesha A1 Noor Mahammad, Sk A1 Beautlin, S YR 2024 SN 2380-6923 K1 Redundancy K1 Mission critical systems K1 Very large scale integration K1 Reliability engineering K1 Hardware K1 Robustness K1 Table lookup K1 SEUs K1 Multi-Bit Upset K1 Finite State Machines K1 Self-healing Circuits K1 Evolvable Hardware K1 Virtual Reconfigurable Circuits K1 and Genetic Algorithms SP 672 OP 677 LK http://dx.doi.org/https://doi.org/10.1109/VLSID60093.2024.00119 DO https://doi.org/10.1109/VLSID60093.2024.00119 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
