I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
MIST: Many-ISA Scheduling Technique for Heterogeneous-ISA A..:
, In:
2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)
,
Diwan, Prakhar
;
Toraskar, Suryakant
;
Venkitaraman, Varun
... - p. 348-353 , 2024
Link:
https://doi.org/10.1109/VLSID60093.2024.00064
RT T1 <cTitle>2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID)</cTitle>: T1 <Title>MIST: Many-ISA Scheduling Technique for Heterogeneous-ISA Architectures</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10483430&Exemplar=1&LAN=DE A1 Diwan, Prakhar A1 Toraskar, Suryakant A1 Venkitaraman, Varun A1 Boran, Nirmal Kumar A1 Chaudhary, Chandramani A1 Singh, Virendra YR 2024 SN 2380-6923 K1 Runtime K1 Microarchitecture K1 Embedded systems K1 Scheduling algorithms K1 Instruction sets K1 Performance gain K1 Very large scale integration K1 Chip multiprocessors K1 Dynamic scheduling K1 ISA K1 Heterogeneous architectures K1 Single-threaded performance SP 348 OP 353 LK http://dx.doi.org/https://doi.org/10.1109/VLSID60093.2024.00064 DO https://doi.org/10.1109/VLSID60093.2024.00064 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
