I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Transition from Synchronous to Asynchronous Systems with Mi..:
, In:
2024 IEEE 15th Latin America Symposium on Circuits and Systems (LASCAS)
,
Carlos Garcia Lopez, Juan
;
Ortega-Cisneros, S.
;
Isaac Baungarten-Leon, Emilio
.. - p. 1-5 , 2024
Link:
https://doi.org/10.1109/LASCAS60203.2024.10506182
RT T1
2024 IEEE 15th Latin America Symposium on Circuits and Systems (LASCAS)
: T1
Transition from Synchronous to Asynchronous Systems with Minimal Logic Changes
UL https://suche.suub.uni-bremen.de/peid=ieee-10506182&Exemplar=1&LAN=DE A1 Carlos Garcia Lopez, Juan A1 Ortega-Cisneros, S. A1 Isaac Baungarten-Leon, Emilio A1 Vazquez-Robles, M. A1 Rivera Dominguez, Jorge YR 2024 SN 2473-4667 K1 Heating systems K1 Technological innovation K1 Power demand K1 Microprocessors K1 Simulation K1 Layout K1 Stability analysis K1 Asynchronous circuits K1 Asynchronous Control Block (ACB) K1 Clock signal K1 Control Unit (CU) K1 Double-rail 4-phase protocol K1 Energy efficiency K1 Muller C gates K1 Microprocessor K1 Power consumption K1 von Neumann SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/LASCAS60203.2024.10506182 DO https://doi.org/10.1109/LASCAS60203.2024.10506182 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)