I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A Master-Slave Distributed Power Management Architecture fo..:
, In:
2024 IEEE Applied Power Electronics Conference and Exposition (APEC)
,
Chen, Yen-Ming
;
Chen, Ching-Jan
;
Chao, Yu-Lin
- p. 1900-1904 , 2024
Link:
https://doi.org/10.1109/APEC48139.2024.10509029
RT T1 <cTitle>2024 IEEE Applied Power Electronics Conference and Exposition (APEC)</cTitle>: T1 <Title>A Master-Slave Distributed Power Management Architecture for Dynamic Voltage and Frequency Scaling (DVFS) for Low Power Microprocessor</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10509029&Exemplar=1&LAN=DE A1 Chen, Yen-Ming A1 Chen, Ching-Jan A1 Chao, Yu-Lin YR 2024 SN 2470-6647 K1 Low voltage K1 Frequency modulation K1 Regulators K1 Program processors K1 Multicore processing K1 Power system management K1 Prototypes K1 Dynamic voltage and frequency scaling (DVFS) K1 Digital low-dropout regulator (DLDO) K1 all-digital phase-locked loop (AD-PLL) K1 energy efficient K1 low power K1 million instructions per second (MIPS) K1 system-on-chip (SoC) SP 1900 OP 1904 LK http://dx.doi.org/https://doi.org/10.1109/APEC48139.2024.10509029 DO https://doi.org/10.1109/APEC48139.2024.10509029 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
