I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
FPGA-Optimized Two-Term Karatsuba Multiplications for Large..:
, In:
2024 11th International Conference on Signal Processing and Integrated Networks (SPIN)
,
Kumar, Sumit
;
Patel, Saubi
;
Singh, Shubham
.. - p. 274-278 , 2024
Link:
https://doi.org/10.1109/SPIN60856.2024.10512164
RT T1
2024 11th International Conference on Signal Processing and Integrated Networks (SPIN)
: T1
FPGA-Optimized Two-Term Karatsuba Multiplications for Large Integer Multiplications
UL https://suche.suub.uni-bremen.de/peid=ieee-10512164&Exemplar=1&LAN=DE A1 Kumar, Sumit A1 Patel, Saubi A1 Singh, Shubham A1 Das, Monalisa A1 Jajodia, Babita YR 2024 SN 2688-769X K1 Performance evaluation K1 Costs K1 Design methodology K1 Signal processing algorithms K1 Logic gates K1 Hardware K1 Polynomials K1 Algorithm Design K1 Two-Term Karatsuba Multiplication K1 Large Integer Multiplication K1 Public-Key Cryptography K1 Field Programmable Gate Arrays (FPGAs) SP 274 OP 278 LK http://dx.doi.org/https://doi.org/10.1109/SPIN60856.2024.10512164 DO https://doi.org/10.1109/SPIN60856.2024.10512164 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)