I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Cycle-Accurate FPGA Emulation of RRAM Crossbar Array: Effic..:
, In:
2024 IEEE 25th Latin American Test Symposium (LATS)
,
Wen, Jianan
;
Vargas, Fabian Luis
;
Zhu, Fukun
... - p. 1-6 , 2024
Link:
https://doi.org/10.1109/LATS62223.2024.10534601
RT T1
2024 IEEE 25th Latin American Test Symposium (LATS)
: T1
Cycle-Accurate FPGA Emulation of RRAM Crossbar Array: Efficient Device and Variability Modeling with Energy Consumption Assessment
UL https://suche.suub.uni-bremen.de/peid=ieee-10534601&Exemplar=1&LAN=DE A1 Wen, Jianan A1 Vargas, Fabian Luis A1 Zhu, Fukun A1 Reiser, Daniel A1 Baroni, Andrea A1 Fritscher, Markus A1 Perez, Eduardo A1 Reichenbach, Marc A1 Wenger, Christian A1 Krstic, Milos YR 2024 K1 Energy consumption K1 Virtual machine monitors K1 Computational modeling K1 Volume measurement K1 System performance K1 Emulation K1 Data models K1 RRAM Crossbar Arrays K1 In-memory Computing K1 FPGA Emulation K1 Reliability SP 1 OP 6 LK http://dx.doi.org/https://doi.org/10.1109/LATS62223.2024.10534601 DO https://doi.org/10.1109/LATS62223.2024.10534601 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)