I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Effects of Channel Thickness on DC/RF Performance of InAlGa..:
, In:
2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA)
,
Shieh, De
;
Lee, Zheng-Fong
;
Lee, Ming-Yuan
... - p. 1-2 , 2024
Link:
https://doi.org/10.1109/VLSITSA60681.2024.10546352
RT T1 <cTitle>2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA)</cTitle>: T1 <Title>Effects of Channel Thickness on DC/RF Performance of InAlGaN/AlN/GaN HEMTs</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10546352&Exemplar=1&LAN=DE A1 Shieh, De A1 Lee, Zheng-Fong A1 Lee, Ming-Yuan A1 Chen, Hui-Yu A1 Hsieh, Chang-Yan A1 Tu, Po-Tsung A1 Yeh, Po-Chun A1 Sheu, Shyh-Shyuan A1 Lo, Wei-Chung A1 Chang, Shih-Chieh A1 Shen, Chang-Hong A1 Shieh, Jia-Min A1 Chyi, Jen-Inn YR 2024 K1 Performance evaluation K1 Radio frequency K1 Buffer layers K1 Cutoff frequency K1 HEMTs K1 Very large scale integration K1 Logic gates SP 1 OP 2 LK http://dx.doi.org/https://doi.org/10.1109/VLSITSA60681.2024.10546352 DO https://doi.org/10.1109/VLSITSA60681.2024.10546352 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
