I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A 919GMACs/J Reconfigurable SIMD Array Processor for Baseba..:
, In:
2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA)
,
Lin, Yu-Cheng
;
Chiou, Ren-Hao
;
Lin, Yu-Cheng
. - p. 1-4 , 2024
Link:
https://doi.org/10.1109/VLSITSA60681.2024.10546457
RT T1 <cTitle>2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA)</cTitle>: T1 <Title>A 919GMACs/J Reconfigurable SIMD Array Processor for Baseband Signal Processing</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10546457&Exemplar=1&LAN=DE A1 Lin, Yu-Cheng A1 Chiou, Ren-Hao A1 Lin, Yu-Cheng A1 Yang, Chia-Hsiang YR 2024 K1 Program processors K1 Baseband K1 Array signal processing K1 Processor scheduling K1 Very large scale integration K1 CMOS technology K1 Hardware K1 AI/ML-aided communication K1 baseband signal processing K1 domain-specific processor K1 reconfigurable architecture K1 hardware implementation SP 1 OP 4 LK http://dx.doi.org/https://doi.org/10.1109/VLSITSA60681.2024.10546457 DO https://doi.org/10.1109/VLSITSA60681.2024.10546457 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
