I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Design and Implementation of Synchronous Dual-Port Memory:
, In:
2024 Third International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE)
,
Pandey, Aayush
;
Suhas A, Berwyn
;
P, Bhargava
. - p. 01-06 , 2024
Link:
https://doi.org/10.1109/ICDCECE60827.2024.10549556
RT T1 <cTitle>2024 Third International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE)</cTitle>: T1 <Title>Design and Implementation of Synchronous Dual-Port Memory</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10549556&Exemplar=1&LAN=DE A1 Pandey, Aayush A1 Suhas A, Berwyn A1 P, Bhargava A1 Madhavan, Sowmya YR 2024 K1 Digital systems K1 Data integrity K1 Memory architecture K1 Random access memory K1 System-on-chip K1 Synchronization K1 Security K1 dual-port ram K1 verilog K1 memory design K1 simultaneous read and write K1 conflict resolution K1 single-port mode K1 field-programmable gate array SP 01 OP 06 LK http://dx.doi.org/https://doi.org/10.1109/ICDCECE60827.2024.10549556 DO https://doi.org/10.1109/ICDCECE60827.2024.10549556 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
