I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Enhancing Memory Capacity of Reservoir Computing with Delay..:
, In:
2024 IEEE International Symposium on Circuits and Systems (ISCAS)
,
Hirayae, Soshi
;
Yoshioka, Kanta
;
Yokota, Atsuki
... - p. 1-5 , 2024
Link:
https://doi.org/10.1109/ISCAS58744.2024.10557841
RT T1
2024 IEEE International Symposium on Circuits and Systems (ISCAS)
: T1
Enhancing Memory Capacity of Reservoir Computing with Delayed Input and Efficient Hardware Implementation with Shift Registers
UL https://suche.suub.uni-bremen.de/peid=ieee-10557841&Exemplar=1&LAN=DE A1 Hirayae, Soshi A1 Yoshioka, Kanta A1 Yokota, Atsuki A1 Kawashima, Ichiro A1 Tanaka, Yuichiro A1 Katori, Yuichi A1 Nomura, Osamu A1 Morie, Takashi A1 Tamukoh, Hakaru YR 2024 SN 2158-1525 K1 Computational modeling K1 Memory management K1 Shift registers K1 Reservoirs K1 Hardware K1 Delays K1 Integrated circuit modeling K1 neural networks K1 reservoir computing K1 field-programmable gate array K1 memory capacity SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/ISCAS58744.2024.10557841 DO https://doi.org/10.1109/ISCAS58744.2024.10557841 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)