I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
An Energy-Efficient Differential Frame Convolutional Accele..:
, In:
2024 IEEE International Symposium on Circuits and Systems (ISCAS)
,
Dai, Zhenhui
;
Wang, Jiawei
;
Zhong, Yi
... - p. 1-5 , 2024
Link:
https://doi.org/10.1109/ISCAS58744.2024.10557877
RT T1 <cTitle>2024 IEEE International Symposium on Circuits and Systems (ISCAS)</cTitle>: T1 <Title>An Energy-Efficient Differential Frame Convolutional Accelerator with on-Chip Fusion Storage Architecture and Pixel-Level Pipeline Data Flow</Title> UL https://suche.suub.uni-bremen.de/peid=ieee-10557877&Exemplar=1&LAN=DE A1 Dai, Zhenhui A1 Wang, Jiawei A1 Zhong, Yi A1 Feng, Kunyu A1 Zhao, Cheng A1 Jiang, Yuanyuan A1 Chen, Peiyu A1 Wang, Yuan A1 Yu, Dunshan A1 Cui, Xiaoxin YR 2024 SN 2158-1525 K1 Convolution K1 Surveillance K1 Pipelines K1 Computer architecture K1 Energy efficiency K1 System-on-chip K1 Convolutional neural networks K1 convolutional neural network accelerator K1 differential frame convolution K1 inter-frame data reuse K1 on-chip storage architecture SP 1 OP 5 LK http://dx.doi.org/https://doi.org/10.1109/ISCAS58744.2024.10557877 DO https://doi.org/10.1109/ISCAS58744.2024.10557877 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
